



**LES RENDEZ-VOUS FIABILITE DU CFF**



# Agenda.



## **Project FELINE**

### **WP1: Component reliability (DSM and WBG)**

- **Failure mechanisms in DMS components**
- **Failure Risk Assessment Methodology (FRAME)**
- **Application of FRAME**
- **Smart reliability**

### **WP4: Durability of SAC305 board-level assemblies**

- **Approach in solder durability assessment**
- **Thermal cycling [-55 ; 125]°C**
- **Finite element analyses**
- **Mechanical cycling**

## **Conclusions**

# FELINE : Fiabilité Électronique INTégré



## OBJECTIVES

- Développer et appliquer la méthodologie FRAME (Failure Risk Analysis Methododology) pour définir le niveau de risque des composants COTS en environnements opérationnels (PM)
- Traiter l'obsolescence des composants d'un point de vue CEM par l'utilisation de la simulation numérique
- Durabilité des assemblages des composants électroniques dans les applications petits signaux



6,9 M€



48 Mois (2017– 2021)




ACTIA, AIRBUS, AIRBUS DS, CONTINENTAL, ELEMCA, NEXIO, LIEBHERR, SAFRAN TECH, TECHFORM, THALES AV, THALES AS, TRAD, ZODIAC AEROSPACE

LAAS-CNRS, INSA Toulouse, IMS Bordeaux, IETR-CNRS, IES-CNRS

### Lot 1

#### Fiabilité des COTS (DSM et WBG)


- Modélisation PoF des technologies DSM et GaN : TDD, BTI, HCI et EM,
- Déploiement de l'approche FRAME,
- Plateforme de fiabilité SMART, Agile et simple d'utilisation.



### Lot 2

#### Radiation


- Comportement des récentes technologies à base de semi-conducteurs vis-à-vis des radiations cosmiques et atmosphériques : ions lourds, Neutron, Proton et TID



### Lot 3

#### CEM


- Valider la non-régression des performances CEM d'un équipement face au changement d'un composant à partir de mesure sur composant / carte électronique :
  - ✓ La mesure d'émission en champ proche (NFSe),
  - ✓ La mesure d'immunité en champ proche (NFSi)




### Lot 4

#### Assemblage électronique


- Durabilité des carte électroniques faible puissance : fatigue mécanique des assemblages microélectroniques
- Modélisation multi-échelle : du joint de brasure à la carte équipée



# WP2: RADIATION



# Lot 3 : Gestion de l'obsolescence pour la CEM



PhD IETR Au 01 Oct 2019

PhD LAAS CNRS INSA Au 01 Décembre 2017

PhD LAAS CNRS INSA Au 01 Octobre 2018

PhD LAAS CNRS INSA IMS Au 01 Octobre 2018



# Work-package 1


---

Failure Risk Assessment Analysis for DSM and  
WBG components

# Semiconductor industry



- Markets demands for **performant components**:
  - ✓ High speed
  - ✓ Low power
  - ✓ Reduced cost → reduced size
- Semiconductor industry evolves quickly
  - ✓ **Technology complexity** is constantly increasing
  - ✓ **Time to market** is reduce
- What about reliability?



- Different **failure mechanisms** can affect the lifetime of an electronic component



The goal of the **WP1** is to perform a **risk assessment analysis** based on **physics of failure (PoF)**


# Failure Risk Assessment Methodology (FRAME)



- FRAME is a methodology based on the **physics of failure** of microelectronic components
- In **literature** there are several **physical failure models**
  - The models and their parameters depend on the **material** and the **geometry** of the component
- In this presentation we will focus on **failure** mechanisms of deep-submicron (**DSM**) component
- **What are the main failure mechanisms?**



# Failure mechanisms in DSM component



Taken from [2]

## ➤ BEOL:

- Time Dependent Dielectric Breakdown
- Electromigration

## ➤ FEOL:


- Time Dependent Dielectric Breakdown
- Bias temperature instability
- Hot carrier injection

# DSM failure mechanisms




## TDDDB

- Time Dependent Dielectric breakdown




Taken from [3]




Taken from [4]

## BTI

- Bias Temperature Instability





Taken from [5]



Taken from [6]

## HCI


- Hot Carrier Injection




Taken from [7]

## EM

- Electromigration




Taken from [8]




Taken from [9]

# FRAME



# FRAME



# From the publication to the lifetime estimation



In the **publication** lifetime values (TTF), come from **stressed tests**:

- High temperatures
- High voltages

This is necessary to observe a failure

In the **real application**, usage conditions are different:

- “Normal” temperature
- “Normal” voltages

These are defined in the mission profile

→  $TTF_{pub}$  is known

→  $TTF_{app} = ?$

$$TTF_{app} = AF_V \cdot AF_T \cdot TTF_{pub}$$

$AF_V$ : voltage acceleration factor  
 $AF_T$ : temperature acceleration factor



Their values depend on the **material** and the **geometry** of the device


# Application of FRAME: an example (TDDDB on a FPGA)



## FRAME

Data sheet

Construction analysis



**Zynq UltraScale+ MPSoC Data Sheet:  
Overview**

---

DS891 (v1.8) October 2, 2019 Product Specification

### General Description

The Zynq® UltraScale+™ MPSoC family is based on the Xilinx® UltraScale™ MPSoC architecture. This family of products integrates a feature-rich 64-bit quad-core or dual-core Arm® Cortex™-A53 and dual-core Arm Cortex-R5 based processing system (PS) and Xilinx programmable logic (PL) UltraScale architecture in a single device. Also included are on-chip memory, multiport external memory interfaces, and a rich set of peripheral connectivity interfaces.

---

### Processing System (PS)

#### Arm Cortex-A53 Based Application Processing Unit (APU)

- Quad-core or dual-core
- CPU frequency: Up to 1.5GHz
- Extendable cache coherency
- Armv8-A Architecture
  - 64-bit or 32-bit operating modes
  - TrustZone security
  - A64 instruction set in 64-bit mode, A32/T32 instruction set in 32-bit mode
- NEON Advanced SIMD media-processing engine
- Single/double precision Floating Point Unit (FPU)
- CoreSight™ and Embedded Trace Macrocell (ETM)
- Accelerator Coherency Port (ACP)
- AXI Coherency Extension (ACE)
- Power island gating for each processor core
- Timer and Interrupts
  - Arm Generic timers support
  - Two system level triple-timer counters
  - One watchdog timer
  - One global system timer
- Caches
  - 32KB Level 1, 2-way set-associative instruction cache with parity (independent for each CPU)
  - 32KB Level 1, 4-way set-associative data cache with ECC (independent for each CPU)
  - 1MB 16-way set-associative Level 2 cache with ECC (shared between the CPUs)

#### Dual-core Arm Cortex-R5 Based Real-Time Processing Unit (RPU)

- CPU frequency: Up to 600MHz
- Armv7-R Architecture
  - A32/T32 instruction set
- Single/double precision Floating Point Unit (FPU)
- CoreSight™ and Embedded Trace Macrocell (ETM)
- Lock-step or independent operation
- Timer and Interrupts:
  - One watchdog timer
  - Two triple-timer counters
- Caches and Tightly Coupled Memories (TCMs)
  - 32KB Level 1, 4-way set-associative instruction and data cache with ECC (independent for each CPU)
  - 128KB TCM with ECC (independent for each CPU) that can be combined to become 256KB in lockstep mode

---

### On-Chip Memory

- 256KB on-chip RAM (OCM) in PS with ECC
- Up to 36Mb on-chip RAM (UltraRAM) with ECC in PL
- Up to 35Mb on-chip RAM (block RAM) with ECC in PL
- Up to 11Mb on-chip RAM (distributed RAM) in PL

© Copyright 2018–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, Armv7-R, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm in the EU and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and are used under license. All other trademarks are the property of their respective owners.

DS891 (v1.8) October 2, 2019 [www.xilinx.com](http://www.xilinx.com)

Product Specification 1

For the TDDDB we need to know:

- Temperature: depends on MP
- $V_{app}$ : 0,85 V
- Gate oxide
  - Nature:  $SiO_2$
  - Area:  $2,83 E-3 \mu m^2$

# Application of FRAME: an example (TDDDB on a FPGA)



## FRAME

-  Data sheet
-  Construction analysis
-  Literature research

- Thanks to the construction analysis we know that the gate dielectric is SiO<sub>2</sub>
- Which model to use ? **Literature review**

Invited Paper



### Power-law voltage acceleration: A key element for ultra-thin gate oxide reliability

Ernest Y. Wu <sup>a,\*</sup>, Jordi Suñé <sup>b</sup>

<sup>a</sup> IBM System and Technology Group, Essex Junction, VT 05452, USA

<sup>b</sup> Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, Spain

Received 14 March 2005  
Available online 13 June 2005



# Example of application: FPGA Xilinx



Failure mechanisms	Location	Failure criterion	TTF [years]	Paragraph
DB	Core transistor (SiO <sub>2</sub> )	Failed population	0,1%	§ 7.1.1
			1%	
			10%	
DB	Core transistor (HfO <sub>x</sub> )	Failed population	0,1%	§ 7.1.2
			1%	
			10%	
EM	M5	Failed population	0,1%	§ 7.1.3
			1%	
			10%	
CI	FinFet	---	--	§ 7.2.1
EMI	FinFet	Drift of threshold voltage (%)	10%	§ 7.3.1
			15%	
			20%	
EM	M2	Reduction of the wire width (%)	30%	§ 7.4.1
			50%	
			100%	
EM	M14	Reduction of the wire width (%)	30%	§ 7.4.2
			50%	
			100%	

**CONFIDENTIAL**

Table 22 Summary of the FRAME analysis on the FPGA component (aeronautic mission profile).



# Successful application of FRAME



➤ FRAME can be applied to any electronic component, for example:

- **Deep-submicron (DSM) digital components:**

- **FPGAs:**



- Xilinx XCZU9EG
- PolarFire MPF300TFCG4841930K1A2N1IS KOR

- **Memories**

- DDR3 MT41K256M16TW-107-AAT.P
- DDR4 MT 40 A 512M16 LY 062 E 1Ynm

- **WBG components:**

- **GaN:**
  - GaN FET 100 V: EPC2045
- **SiC:**
  - SiCRET project: SCTW40N120-xxxx



# SMART Reliability



## Need of **capitalization**:

- Creation of database of all the analysed devices



## Need of a **user-friendly** interface

- The final user has to be able to just “play” with the mission profile; no need to know the model behind



## Need of **security**

- The mission profile is an extremely sensible information




Development of a new software: **Smart Reliability**© in collaboration with TECHFORM

# SMART Reliability



## SmartReliability



User  
Status User Profile

Flow Chart

- **Component Identification**
- Identify Card
- Consult Archive
- Mission Profile
- Check
- Frame Levels
- Level choice
- Risk Level Estimation
- Calculation
- Report Review
- Confidentiality

Choose the reference of your component

Reference \*

Choose a Component Reference ..... +

DDR3\_MT41K256M16TW-107-AAT.P

DDR4\_MT40A512M16-LY-062-E

FPGA\_MPF-300-T-FCG-4841930-K1A2N1ISKOR

FPGA\_XCZU9EG

Manufacturer

\*\*\*\*\*

Project Description

Keywords

Quit Project

Validate

# SMART Reliability



## SmartReliability

Your Actual project is a Frame Level Three Case

FPGA\_MPF-300-T-FCG-4841930-K1A2N1ISKOR

admin admin  
Sample User

Flow Chart

- Component Identification
  - Identify Card
  - Consult Archive
  - Mission Profile
  - Check
- Frame Levels
  - Level choice
- Risk Level Estimation
  - Calculation
  - Report Review
  - Confidentiality

Physics Of Failure Model

Choose a model : BTI , TDDB, ...

- Bias Temperature Instability (BTI) ^
- NBTI : Negative-Bias Temperature Instability
- ElectroMigration (EM) ^
- EM 1 : Aluminium, line M4
- EM 2 : Copper, line M3**
- Hot Carrier Injection (HCI) ^
- HCI : Hot Carrier Injection
- Time Dependent Dielectric Breakdown (TDDB) ^
- TDDB 1 : Gate dielectric (SION)
- TDDB 2 : Between M1 lines

Quit Project

# SMART Reliability



Your Actual project is a Frame Level Three Case DDR4\_MT40A512M16-LY-062-E

Physics Of Failure Model EM 2 : Copper, line M3 Model information User

### Model Parameters

$\rho$ ( $\Omega \cdot m$ ) :	?	3,50E-08
$j$ ( $A \cdot m^{-2}$ ) :	?	1,50E+10
$\delta_s$ (m) :	?	5,00E-10
$w$ (m) :	?	2,48E-07
$h$ (m) :	?	2,14E-07
$D_0$ ( $m^2 \cdot s^{-1}$ ) :	?	2,60E-05
$Z_{eff}^*$ :	?	8,00E-01
$\sigma_c$ (Pa) :	?	4,00E+08
$\sigma_0$ (Pa) :	?	3,00E+08
$\Omega$ ( $m^3$ ) :	?	1,18E-29
$E_a$ (eV) :	?	9,00E-01
$B$ (Pa) :	?	3,00E+10

### Mission Profile

$T_{appl}$ (on)	Temperature (°C)	Duration (hour)
Phase N° 1	40	700
Phase N° 2	55	1400

$T_{appl}$ (off)	Temperature (°C)	Duration (hour)
Phase N° 5	15	1830

$\Delta T$  (°C) ? 4

Failure Criterion

$\Delta w$  (%) ? 10

Model parameters Mission profile + Failure criteria

Quit Project Calculate 1,32E+02 GO? View report

# Conclusions



- ✔ FRAME has been successfully applied on four different DSM components
- ✔ FRAME has been successfully applied on SiC component (SiCRET project)
- ✔ FRAME is being applied to a GaN transistor from EPC
- ✔ SMART reliability allowed the capitalization of the analysed components

# What is next...



- **Presentation of SMART reliability @ Areospace valley webinar (date tbd)**
- **Presentation of FRAME:**
  - NRTW conference (13-14 October) at IRT - Toulouse
- **Workshops:**
  - HCI physics with prof. A. Bravaix (May 2021)
  - GaN failure mechanisms with prof. Meneghini and Meneghesso at the University of Padova (date to be defined)
- **Application of FRAME to other projects :**
  - SiCRET
  - GaNRET



# Work-package 4

---

Durability of SAC305 board-level assemblies




# Motivation & background




- **Pb-free** solders since 2006 : SnAgCu alloys used in surface mount assemblies
- **Solder failure** by (thermo)mechanical fatigue :
  - Depends on SAC **initial microstructure**
  - Strong relationship with **microstructure evolution**
- Need more accurate description of the solder **failure mechanism**
- Need better **damage metrics and fatigue models** that consider the impact of solder microstructure for :
  - Design and virtual testing
  - Acceleration models

$$X = K(N)^c$$


Fatigue criterion                      Cycles to failure



QFN68




BGA288







The goal of the **WP4** is to take into account the solder anisotropy and the microstructure evolution for **failure analysis** and **grain-scale modeling**

# Approach in solder durability assessment



## Microstructure investigations Solder initial state and failure mechanism

Relationship between failure and microstructure evolution  
Comparison with failure detection results



## Finite element analyses

Location of stresses and strains in solder joints

Correlation with failure results (cross-section, detection)

Taking into account solder anisotropy for more accurate outputs


## Accelerated Testing Thermal and mechanical cycling

Failure electrical detection and lifetime analysis

Comparison between different types of components and fatigue tests




# Thermal cycling [-55 ; 125]°C : solder lifetime analysis




QFN68




BGA288





R1206



## 4-wire resistance monitoring Failure detection





QFN68 - Thermal cycling [-55 ; 125]°C  
3-parameter Weibull



## Life data analysis Impact of CTE of die and epoxy molding compounds

BGA288 - Thermal cycling [-55 ; 125]°C





# Thermal cycling [-55 ; 125]°C : microstructure investigations



*What are the SAC305 solder failure mechanism steps ?  
How does the solder microstructure control cracking that leads to failure ?  
What is the initial microstructure impact on solder failure ?*

E. Ben Romdhane, ESREF2021




E. Ben Romdhane, ECTC2021

**Recrystallization** : creation and rotation of new small tin grains in the most stressed regions

Favorable path for intergranular **crack propagation**



Recrystallized tin grain size map →




# Thermal cycling [-55 ; 125]°C : microstructure investigations




BGA288

**Ag<sub>3</sub>Sn precipitate coalescence** and loss of dendritic structure in the most stressed regions

← Ag EDS map →



t0




Thermal cycling




t0

R1206



Thermal cycling

# Thermal cycling [-55 ; 125]°C : microstructure investigations





## EBSD data → indicators of microstructure degradation

- Ag<sub>3</sub>Sn precipitate size
- Tin grain size
- Tin grain boundary angle

## Looking for a SAC alloy damage criterion

- common to any type of solder joint
- to correlate with crack initiation and propagation
- to correlate with failure detection results
- to use in a microstructure-based fatigue model





E. Ben Romdhane, ECTC2021



# Finite element analyses



EBSD crystal orientation map



Finite element model of BGA solder joints with different tin crystal orientations



Finite element model a BGA288 component

## Effect of as-reflowed microstructure on thermomechanical behavior of solder joints

## Correlation with experimental data (location and probability of first failure)


## Definition of a fatigue criterion for the modeling of solder damage



E. Ben Romdhane, ECTC2020



# Mechanical cycling : alternative to thermal cycling ?





4-point cycling bending



Can we go faster than standard testing ?

Solder cracking






Pad cratering

Failure mode(s)  
and mechanism



PCB strain measurement



Comparison with  
thermal cycling

Fatigue lifetimes  
Stresses and strains in  
solder joints and PCB







# Conclusions

Detailed description of the **SAC solder failure mechanism** (microstructure degradation, crack initiation and propagation)

Comparison between the measured **solder fatigue lifetime** (electrical monitoring) and the **failure mechanism steps**

EBSD data allow the search of a **microstructural criterion** that describes solder damage and failure



**Tin anisotropy** (grain orientation) is considered in microstructure and failure analyses as well as in **finite element analyses**

Solder mechanical and thermomechanical fatigue behaviours are compared in order to implement **faster board level testing**



# FELINE


---

Conclusions

# What is next...



## Après FELINE



# Acknowledgment



The study was conducted at IRT Saint Exupéry, Toulouse (France) sponsored by funding from following partners:

ACTIA, AIRBUS, AIRBUS DS, ELEMCA, Continental, LIEBHERR, TECHFORM, THALES AS, THALES AV, TRAD, NEXIO, SAFRAN, Zodiac Aerospace

LAAS-CNRS, INSA Toulouse, IMS Bordeaux, IETR-CNRS, IES-CNRS



# References



- [1] ITRS, “More than moore white paper,” 2020.
- [2] “BEOL and FEOL.” [Online]. Available: [https://en.wikipedia.org/wiki/Back\\_end\\_of\\_line](https://en.wikipedia.org/wiki/Back_end_of_line).
- [3] C. H. Yang, S. C. Chen, Y. S. Tsai, R. Lu, and Y.-H. Lee, “The physical mechanism investigation between HK/IL gate stack breakdown and time-dependent oxygen vacancy trap generation in FinFET devices,” in *2016 IEEE International Reliability Physics Symposium (IRPS)*, 2016, p. 7A–1–1–7A–1–6.
- [4] N. A. Chowdhury, G. Bersuker, C. Young, R. Choi, S. Krishnan, and D. Misra, “Breakdown characteristics of nFETs in inversion with metal/HfO<sub>2</sub> gate stacks,” *Microelectron. Eng.*, vol. 85, no. 1, pp. 27–35, 2008.
- [5] J. W. McPherson and E. T. Ogawa, *Reliability physics and engineering*. 2019.
- [6] P. Sun, Z. Yang, Y. Yu, J. Li, and X. Peng, “NBTI and power reduction using an input vector control and supply voltage assignment method,” *Algorithms*, vol. 10, no. 3, pp. 1–19, 2017.
- [7] I. Messaris *et al.*, “Hot carrier degradation modeling of short-channel n-FinFETs suitable for circuit simulators,” *Microelectron. Reliab.*, vol. 56, pp. 10–16, 2016.
- [8] E. Yantac and A. Coskun, “Appreciating Digital Materials for Longevous Computational Artifacts,” no. May, 2019.
- [9] C. K. Hu, L. Gignac, and R. Rosenberg, “Electromigration of Cu/low dielectric constant interconnects,” *Microelectron. Reliab.*, vol. 46, no. 2–4, pp. 213–231, 2006.
- [10] K.H. Park, K. R. Han, and J. H. Lee, “Highly scalable saddle MOSFET for high-density and high-performance DRAM,” *IEEE Electron Device Lett.*, vol. 26, no. 9, pp. 690–692, 2005.